

# Wistron-KBLU Schematics

## BA30

REV : -3




**DY : None Installed**



**ELETRO-X**

per MP

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Rd, Hsinchu City, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Rd, Hsinchu City, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document	Number	Rev
A3	Mihawk MB		-3
Date:	Tuesday, June 06, 2017	Sheet	1 of 105

# ELECTRO-2





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


per MP

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Power Block Diagram
Size A3	Document Number
Date: 1/6/2017	Mihawk MB
Sheet 103	103




ELECTRO-2

## PCH SMBus Block Diagram



## KBC SMBus Block Diagram




EleTRO-X

Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission


<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hualien Rd., Hualien Taipei Hualien 221, Taiwan, R.O.C.	
<b>SMBUS BLOCK DIAGRAM</b>	
Date: 10/26/2017	Document Number: <b>Mihawk MB</b>
Sheet: 10	of 10

EleTRO-X

Thermal Block Diagram







Audio Block Diagram





Eletro-X

ELETRO-X

## Intel-Power Up Sequence







(#543016) eDP\_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 $\Omega$ $\pm$ 1%	Max = 100 mils

Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9  $\pm$  1%  $\Omega$  resistor








>>> DDR3\_DRAMRST# 12,13

20150528 PD





per MP








**Layout Note:**


Design Guideline:  
SM RCOMP keep routing length less than 500 mils.

# ELECTRO-2



## Touch Pad





The schematic diagram illustrates a 1D1R1C1 memristor crossbar array. It consists of a 5x4 grid of memristors, labeled W1 through W20. The array is connected to a CPU on the left. The top row is connected to  $V_{ccst}$  through a resistor  $R_{pu1}$ . The bottom row is connected to  $V_{ccst}$  through a resistor  $R_{pu2}$ . Each column is connected to a voltage readout unit (VR 1, VR 2, VR 3, VR 4). The resistors  $R_{S1}$ ,  $R_{S2}$ , and  $R_{S3}$  are shown in the diagram.

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R <sub>501</sub> [Ω]	R <sub>502</sub> [Ω]	R <sub>51</sub> [Ω]	R <sub>52</sub> [Ω]	VCC [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	



## Main Func = PCH


**eSPI\_508740:**

Table 2: eSPI/LPC Pinlist for SKL-PCH



SKL-PCH Pin Name	Direction	LPC Signal	eSPI Signal	Pin Description
GPP_A_0	In	RCINB	<GPIO>	
GPP_A_1	inout	LAD_0	ESPI_IO_[0]	LPC Cmd/Addr/Data or eSPI Data [0]
GPP_A_2	inout	LAD_1	ESPI_IO_[1]	LPC Cmd/Addr/Data or eSPI Data [1]
GPP_A_3	inout	LAD_2	ESPI_IO_[2]	LPC Cmd/Addr/Data or eSPI Data [2]
GPP_A_4	inout	LAD_3	ESPI_IO_[3]	LPC Cmd/Addr/Data or eSPI Data [3]
GPP_A_5	out	LFRAMEB	ESPI_CSB	LPC Frame or eSPI Chip Select
GPP_A_6	inout	SERIRQ	<GPIO>	
GPP_A_7	iod	PIRQAB	<GPIO>	
GPP_A_9	out	LPC_CLKOUT_ 0	ESPI_CLK	
GPP_A_14	out	SUS_STATB	ESPI_RESETB	
GPP_C_5_SM LOALERTB	input	ESPI_En Pin Strap		eSPI Enable Pin Strap; sampled at RMSRST# deassertion 0: LPC; 1: eSPI
VCCPGPPA	-	3.3V	1.8V	Voltage for all GPIOs in GPP_A group

**NOTE:** All pin mappings are subject to change. Refer to the SKL-PCH EDS for final pin list.



Main Func = CPU


GT2 IccMax current = 28 A  
GT23e IccMax current = 29 A  
22U 0805 x 22



U22 15W	IA	750MHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mv/30us	1X0.15uH	2X330uF/9mW	0X22uF
								Or	1x330uF/9mW	36x22uF
	GT	750KHz	40A (31A)	18A (18A)	3.1mΩ	38A (TBD)	70mv/10us	1X0.15uH	2X330uF/9mW	24X22uF
								Or	1x330uF/9mW	36x22uF
	SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mv/30us	1X0.42uH	None	5X22uF


VDDQ	2x 10 uF 0402 (Placeholder)		Place on secondary side, underneath the package
	4x 1 uF 0201 (Placeholder)		
		4x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible

20150429 SB




CLOSE CPU AM40

IccMax = 0.04 A




CLOSE CPU A18

IccMax = 0.04 A




CLOSE CPU A22

IccMax = 0.26 A  
20150324




CLOSE CPU AL23

IccMax = 0.12 A



CLOSE CPU K20,K21



IccMax = 2.73 A

per MP

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Rd, Taipei, Taiwan

Title

CPU\_(Power CAP)

Size

A3

Document Number

Mihawk MB

Date

Tuesday, June 06, 2017

Sheet

10

of

105

ELETRO-2



# Main Func = CPU

1V\_VCCGT

GT

GT2



IccMax current = 31 A

GT23e


IccMax current = 64 A

VCCSA

ICCMAX.=7A



20150617 PD




DY


U22 15W

IA	750MHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mv/30us	1X0.15uH	2X330uF/9mW	30X22uF
GT	750KHz	40A(31A)	18A (18A)	3.1mΩ	38A (TBD)	70mv/10us	1X0.15uH	2X330uF/9mW	24X22uF
SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mv/30us	1X0.42uH	None	5X22uF

Eletron-X




CLOSE CPU AB19




CLOSE CPU AF18




CLOSE CPU K17




CLOSE CPU N15




CLOSE CPU K15




CLOSE CPU AF20




CLOSE CPU N18




CLOSE CPU A10




CLOSE CPU AL1




CLOSE CPU BB10




CLOSE CPU AJ19




CLOSE CPU V19




CLOSE CPU AG15




CLOSE CPU Y16



CLOSE CPU T16



CLOSE CPU AK17



CLOSE CPU AK19



CLOSE CPU AA1

per MP

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu, Taiwan, R.O.C.

Title

CPU\_(Power CAP2)

Size

A3

Document Number

Mihawk MB

Date

Tuesday, June 06, 2017

Sheet

11

of

105

ELETRON-X






SSID = STRAP

STRAP RESISTORS SHOULD BE PLACED CLOSE TO SOC  
SHOULD BE PLACED OUTSIDE KOZ AREA

Description	Display Port B Detected	Display Port C Detected	Reserved	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	Display Port D Detected
GPIO	GPP_E19	GPP_E21	SPI0_MISO	GPP_B18	GPP_B22	HDA_SDO	GPP_E23
Schematic							
High	Detected	Detected		Enable	LPC	Disable	Detected
Low	Not Detected	Not Detected		Disable	SPI	Enable	Not Detected
	internal pull-down	internal pull-down	internal pull-up	internal pull-down	internal pull-down	internal pull-down	internal pull-down

Description	Top Swap Override	Reserved	Reserved	Reserved	Top Confidentiality	eSPI or LPC	Reserved
GPIO	GPP_B14	SPI0_MOSI	SPI0_IO2	SPI0_IO3	GPP_C2	GPP_C5	GPP_B23
Schematic							
High	Enable				Enable	eSPI	
Low	Disable				Disable	LPC	
	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down






1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)  
Note: Must maintain low DC resistance routing ( $<0.1 \text{ ohm}$ ).  
2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

per MP			
緯創資通		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsiao Hsui Wu Rd, Taipei Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>CPU (PCIE/SATA/USB)</b>	
Size A2	Document Number	<b>Mihawk MB</b>	
Date:	Tuesday, June 06, 2017	Sheet	15 of 15






Main Func = PCH




20141021 Jack



per MP

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU_(AUDIO/SDIO/SDXC)
Size A4	Document Number Mihawk MB
Date: Tuesday, June 06, 2017	Sheet 17 of 105

ELECTRO-2




20.9 Serial Interrupt

The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to 24 MHz CLKOUT\_LPC, and follows the sustained tri-state protocol that is used by all PCI signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase**, Signal driven low
- **R – Recovery Phase**, Signal driven high
- **T – Turn-around Phase**, Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0–1, 3–15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20–23).

**Note:** IRQ14 and IRQ15 are special interrupts and maybe used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.



# ELECTRO-2




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

***CPU\_(CS-2/EMMC)***

# Mihawk MB

Sheet 19 of 105



3D3V\_S5

1 8  
2 7  
3 6  
4 5

RN2004

AC\_PRESENT  
PCE\_WAKE#  
OPD2/LAN\_WAKE#  
BATLOW#

SRN10KJ-12-GP












10k R2007

PM\_SUSWARM#


10k R2009

PM\_PWRBTN#

10k R2008




- **VCCST\_PWRGOOD** is a signal on the processor that indicates both the **VCCST power supply** and **VDDQ power supply** are within voltage tolerance specification



#543016 Rev0.7

1. VCCST\_PWRGD is only 1.0 V tolerant.
2. VCCST\_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST


Name	Internal Pull-Up/# Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN#/ SUSPWRDNACK eSPI mode: None	SUSWARNN#/ SUSPWRDNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: ESPI_RESET#	SUS_STAT# (LPC mode) ESPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)




Eletro-X



Main Func = CPU











PROCHOT#	<b>Processor Hot:</b> PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GTL I OD 0	SE	All processor lines
THERMTRIP#	<b>Thermal Trip:</b> The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	O	OD	SE	All processor lines











SSID = KBC



OPMODE (Pin70): PU (Default:eSPI)  
OPMODE(Default/Internal PU):

EC908	ADN (LPC)
EC908	DY (eSPI)




Pin	Value	Unit	Typical Voltage	Max Voltage	EC Firmware Setting
SA	100.0 K	Ω	3.000 V	3.000 V	≈ 2.875 V
SB	100.0 K	Ω	2.750 V	2.750 V	≈ 2.875 V
SC	100.0 K	Ω	2.400 V	2.400 V	≈ 2.875 V
SD	100.0 K	Ω	2.250 V	2.250 V	≈ 2.875 V
SE	100.0 K	Ω	2.000 V	2.000 V	≈ 2.875 V
SE	100.0 K	Ω	1.800 V	1.800 V	≈ 2.875 V
SE	100.0 K	Ω	1.600 V	1.600 V	≈ 2.875 V
SE	100.0 K	Ω	1.400 V	1.400 V	≈ 2.875 V
SE	100.0 K	Ω	1.200 V	1.200 V	≈ 2.875 V
SE	100.0 K	Ω	1.000 V	1.000 V	≈ 2.875 V

Pin	Value	Unit	Typical Voltage	Max Voltage	EC Firmware Setting
SA	100.0 K	Ω	3.000 V	3.000 V	≈ 2.875 V
SB	100.0 K	Ω	2.750 V	2.750 V	≈ 2.875 V
SC	100.0 K	Ω	2.400 V	2.400 V	≈ 2.875 V
SD	100.0 K	Ω	2.250 V	2.250 V	≈ 2.875 V
SE	100.0 K	Ω	2.000 V	2.000 V	≈ 2.875 V
SE	100.0 K	Ω	1.800 V	1.800 V	≈ 2.875 V
SE	100.0 K	Ω	1.600 V	1.600 V	≈ 2.875 V
SE	100.0 K	Ω	1.400 V	1.400 V	≈ 2.875 V
SE	100.0 K	Ω	1.200 V	1.200 V	≈ 2.875 V
SE	100.0 K	Ω	1.000 V	1.000 V	≈ 2.875 V

Eletron-X

ECETRO-2

Main Func = SPI Flash



SPI FLASH ROM (8M byte) for PCH


SPI ROM Equal length need to less than 500mil

20150312

SPI FLASH ROM (8M byte)

1st=72.25647.00A (MXIC MX25L6473EM2I-10G)  
2nd=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)  
3rd=072.25647.000D (MXIC MX25L6473F)  
4th=072.25064.0001 (ISSI IC25LP064A-QBLE)

Main Func = RTC




per MP

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Flash(KBC+PCH)/RTC
Size A3	Document Number
Mihawk MB	
Date: Tuesday, June 06, 2017	Sheet 25




**AFTP TESTPOINT**

89 FAN\_TACH1\_C <<< FAN\_TACH1\_C





SSID = 104C




20141009 Jack

20141015 Jack




20141009 Jack




Close to Pin1


FOR EMI




Close pin36




AUD\_AGNND close to codec IC



20150121 SC Jack



20141030 Jack



Layout Note: Place close to Pin 13



Layout Note: Place close to Pin 13



Width>40mil, to improve Headphone Crosstalk noise  
Change it to sharp will be better.  
Add 2 vias (>0.5A) when trace layer change.

SSID = AUDIO


Speaker

AUD\_SPK1\_L\_-CON <<< AUD\_SPK1\_L\_-CON 89  
AUD\_SPK1\_L+\_CON <<< AUD\_SPK1\_L+\_CON 89  
AUD\_SPK1\_R\_-CON <<< AUD\_SPK1\_R\_-CON 89  
AUD\_SPK1\_R+\_CON <<< AUD\_SPK1\_R+\_CON 89

AFTP TESTPOINT



EleTRO-X



per MP

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd, Neihu, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Speaker/HPMIC
Size A3	Document Number
Date: Tuesday, June 06, 2017	Mihawk MB
Sheet 29	Rev 1.0



EleTRO-X









SSID = LAN

20150623 PD




**AFTP TESTPOINT**

RJ45_1	RJ45_2	RJ45_3	RJ45_4	RJ45_5	RJ45_6	RJ45_7	RJ45_8
89	89	89	89	89	89	89	89



1	POWER	
2	USB 2.0 D-	
3	USB 2.0 D+	
4	GND	
5	StdA_SSRX-	SuperSpeed RX
6	StdA_SSRX+	
7	GND	
8	StdA_SSTX-	SuperSpeed TX
9	StdA_SSTX+	





Device Control Pins				
Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH	0	0	0	X
CDP	1	1	1	1
SDP2	1	1	1	0
SDP1	1	1	0	X
	0	1	0	X
DCP_SHORT	1	0	0	X
DCP_DIVIDER	1	0	1	X
DCP_Auto	0	0	1	0
	0	1	1	X

### 3. Electrical Safety for USB3.0 Port

2.0 A  $\leq$  Measurement value  $\leq$  2.2 A : Pass

1.9 A  $\leq$  Measurement value  $<$  2.0 A or 2.2 A  $<$  Measurement value  $\leq$  2.4 A : Marginal


If this result is "Marginal", 4 more samples (Total 5 samples) must be measured for each port.

And it must be confirmed that the values of 5 samples can meet our requirement (1.9 A ~ 2.4 A).


per MP

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu Taipei Hsien 221, Taiwan, R.O.C.	
<b>USB CHARGER</b>	
Title Size A3 Date: Tuesday, June 06, 2017	Document Number <b>Mihawk MB</b> Sheet 36 of 105

ELECTRO-2



24,36 USB\_CHARGER\_EN >>>





Wei Hsien 221, Taiwan, R.O.C.










## Battery Reset



## Battery Connector






## Battery Insert



## ANNIE solution

Adaptor in to generate DCBATOUT



per MP

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	DC IN/BATT CONN
Size	Document Number
A3	Mihawk MB
Date	Tuesday, June 06, 2017
Sheet	43

ELETRO-2



# SSID = Charger

The 45W adapter AC protect can change to 120% (2.84A)

	Stat	FW_SLP_A4	Adapter Current	AC_Protect preset (85% ± 120%)	AC_Protect Current	Sense resistor	Current to Voltage	R1	R2
45W	AC-Battery	High	2.37	102%	2.4174	200ohm	0.0006	88.7	3.00
65W	AC-Battery	High	4.74	102%	4.8248	100ohm	0.0006	60.4	100
65W	AC-Battery	High	7.1	102%	7.2042	100ohm	1.2972	51.3	100
65W	AC-Battery	High	7.1	102%	7.2042	100ohm	1.4494	130	100


	45W	65W
PR4404	20M(64.80205.7FL)	10M(64.80105.7FL)
PR4407	88.7K(64.88725.6D)	16.2K(64.16225.6D)
PR4401	100K(64.10035.131)	100K(64.10035.131)

## 20150612 PD












AC adapter detect current :  
Ac input current = 20 x (V<sub>acc</sub> - V<sub>accn</sub>) / 10mohm

## 20150413 SB



adapter 45W and 65W  
AC mode (default:120%) :  
set up the value by PR4401 and PR4407




Layout Note:  
1. Place PR4403, PR4409 and PR4411 near to BTV connector  
2. Place PC4429, PC4430 and PC4431 near to PR4407

Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation  
2/F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei 305, Taiwan, R.O.C.

Rev 3  
Mihawk MB  
Date: Tuesday, June 04, 2019









Figure 6. RT6575B Timing




**Main Func = CPU CORE**

	U22	U23e
PR4629	CHIP RES 78.7K F 1/16W 0402	64.78725.6DL
PR4634	CHIP RES 100K F 1/16W 0402 13" REEL	64.10035.13L
PR4642	CHIP RES 280 F 1/16W 0402	64.28005.6DL
PR4633	CHIP RES 1.91K F 1/16W 0402	64.19115.6DL
PR4608	CHIP RES 88.7K F 1/16W 0402	64.88725.6DL
PR4644	CHIP RES 133K F 1/16W 0402	64.13335.L0L
PC4628	DY	CHIP CAP C 0.047U 25V K0402 X7R
PC4630	CHIP CAP C 0.1	CHIP CAP C 0.15U 16V K0402 X7R



# ELECTRO-2


# Main Func = CPU\_CORE








**Main Func = CPU\_CORE**



# ELECTRO-2



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off




ELECTRO-2










Main Func = LCD




Inverter Power



Elero-X




Touch panel Power




USB_CON_R_PN6	89
USB_CON_R_PP6	89
eDP_AUX_CON_P	89
eDP_AUX_CON_N	89
eDP_TX_CON_P0	89
eDP_TX_CON_N0	89
eDP_TX_CON_P1	89
eDP_TX_CON_N1	89
TS_USB_CON_P	89
TS_USB_CON_N	89
TOUCH_S_RST#_R	89
TOUCH_INTR#	89
TOUCH_DET#_R	89
TS_S0	89
eDP_HPDCON	89
3D3V_LCDVDD_PWR	89
USB_CON_PP6	89
eDP_BLECON	89
eDP_BLCtrl_CPU	89

AFTP TESTPOINT

T-COM Power



Camera Power



per MP

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu, Taiwan 305, R.O.C.



Title LCD CONN

Size A3 Document Number Mihawk MB

Date: Tuesday, June 06, 2017 Sheet 55 of 105

ECET-RO-2


## HDMI Level Shifter & CONNECTOR



# ECET-RO-2


# SATA HDD / SSD Connector

20150216




AC coupling caps near connector < 100 mils


Delay HDD power off timing for 800ms-900ms after SATA controller shut down.



20150427 SB



20150316 Mars



20150305 SC Jack

per MP

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tsing Rd., Hsinchu, Taiwan, R.O.C.

Title HDD / NGFF SSD

Size A3 Document Number Mihawk MB



Date: Tuesday, June 06, 2017

Sheet 60


Rev -3

ELECTRO-2


# SSID = Wireless Mini Card Connector(802.11a/b/g/n)




20141016 Jack



20141203 SB Jack



20141203 SB Jack



AFTP TEST POINT

per MP

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Rd, Hsinchu City, Taiwan, R.O.C.

Title **Mini Card-WLAN**


Size A3 Document Number **Mihawk MB**

Date: Tuesday, June 06, 2017 Sheet 61 of 100

ELECTRO-2


Main Func = Power BTN

Power button




Main Func = Battery LED


Power Button\_LED





Power STDBY\_LED



Battery LED2(DC\_BATFULL)



Battery LED1(CHARGE)



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose per MP application without get Wistron permission


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	LED Bard/Power Button
Size	Document Number
A3	Mihawk MB
Date	1060303, June 06, 2017
Sheet	64

ELECTRO-2



# Precision Touch Pad



I2C Addr. = 0X2C (Synaptics)




20141016 Jack

20141106 Jack

## Internal Keyboard Connector




20150429 SB




Wistron Confidential document. Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission

per MP


Title		Key Board/Touch Pad	
Size	Document Number	Rev	
Custom	Mihawk MB	-3	
Date:	Tuesday, June 06, 2017	Sheet	65 of 105




**Low Active 2A**  
**RDSon = 80mΩ ( Typ)**




**20150511 SB**





**20150331**



**20150310**



**AFTP TESTPOINT**



per MP

**緯創資通**

**Wistron Corporation**


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Key Board/Touch Pad**


Size A4 Document Number **Mihawk MB**

Date: Tuesday, June 06, 2017

Sheet 66 of 105



**ECE+R0-2**



per MP

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Security Guard connector**

Size

Document Number

Rev

A

**Mihawk MB**


-3

Date: Tuesday, June 06, 2017

Sheet 67 of

105

ELECTRO-X



per MP

緯創資通

**Wistron Corporation**  
215-22, 2nd Fl., Hsin-Tai Wu Rd., Hsin-Tai

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## Dubug connector

Size


A4

Document Number
-----------------

## Mihawk MB

Date: Tuesday, June 06, 2017

Sheet 68 of




SSID = User.Interface

## G Sensor

### Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



SDO="H"; address="3Ah"  
\*SDO="L"; address="38h"

\*CS="H"; mode="I2C"  
CS="L"; mode="SPI"

per MP

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd, Neihu,  
Taipei Hsien 221, Taiwan, R.O.C.

Title G-SENSOR

Size A3 Document Number  
Mihawk MB

Date: Tuesday, June 06, 2017


Sheet 69

61



















100




**Check test point**



20141103 Jack





Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

per MP

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **TPM**

Size Document Number


A4 **Mihawk MB**

Date: Tuesday, June 06, 2017

Sheet 91 of 105



ECE-RO-2



per MP

緯創資通


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU\_XDP**

Size A4 Document Number  
**Mihawk MB**

Date: Tuesday, June 06, 2017

Sheet 99 of 105



ELECTRO-X